

# Compal Confidential

## Kabylake-U M/B Schematics Document

Intel ULV Processor with DDR4 SODIMMx2

**Date : 2016/05/11**

**Version : 4.0**

**Project : *Diner\_Crepe1.1(15")***  
***BDL50 : LA-D704P***


Security Classification	Compal Secret Data		
Issued Date	2011/06/29	Deciphered Date	2011/06/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.


Cover Page

Size Document Number  
Custom LA-D704P

Date: Wednesday, May 11, 2016 Sheet 1 of 1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/29	Deciphered Date	2011/06/29	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D704P
				Date	Wednesday, May 11, 2016
				Sheet	2





AC  
Adapter 19.5V  
P.45

Charge  
**Charger**  
**BQ24725**  
P.47

DC  
Battery  
3S1P  
4S1P  
P.46

+19.5VB

Discharge

+2.5V\_PG

SM\_PG\_CTRL

+1.8V\_PG

VR\_ON

DGPU\_PWR\_EN

DGPU\_PWR\_EN

**RT8243AZQW**

DC/DC  
(+5VALW/+3VALW)

Vin **DDR4**

EN S5

EN S3

Vin **+1.0V PRIM**

EN

Vin **NCP81206**

DC/DC

(CPU\_CORE)

Vin **RT8880**

DC/DC

(VGA\_CORE)

Vin **SY8286**

DC/DC

(VGA\_RAM)

P.55

ECON

EN

Vin

Vout

+3VALW

PCH\_PWR\_EN

EN

Vin

Vout

+3VALW

PM\_SLP\_S4#

EN

PGOOD

P.48

SPOK

Vout

+0.6V\_0.6VS

Vout

+1.2V\_VDDQ

PGOOD

DDR\_PWROK

Vout

+1.0V\_PRIM

PGOOD

+1.0V\_VS\_PG\_PWR

P.50

Vin

Vout

+VCC\_CORE

Vout

+VCC\_GT

Vout

+VCC\_SA

PGOOD

VR\_PWRGD

P.52,53

Vin

Vout

+VGA\_CORE

EN

PGOOD

GPU\_PG

P.56

Vin

Vout

+1.5VS\_VGA

EN

PGOOD

VRAM\_PG

P.55

Vin

Vout

+1.8V\_PRIM

PGOOD

+1.8V\_PG

Vin

Vout

+2.5V

PGOOD

+2.5V\_PG

P.49

Vin

Vout

+0.6V\_0.6VS

Vout

+1.2V\_VDDQ

PGOOD

DDR\_PWROK

Vout

+1.0V\_PRIM

PGOOD

+1.0V\_VS\_PG\_PWR

P.50

Vin

Vout

+VCC\_CORE

Vout

+VCC\_GT

Vout

+VCC\_SA

PGOOD

VR\_PWRGD

P.52,53

Vin

Vout

+VGA\_CORE

EN

PGOOD

GPU\_PG

P.56

Vin

Vout

+1.5VS\_VGA


EN

PGOOD

VRAM\_PG

P.55

CPU DC/DC	
NCP81206	
52~54	
INPUTS	OUTPUTS
B+	VCC_SA VCC_GT VCC_VORE
SYSTEM DC/DC	
RT8243AZQW	
48	
INPUTS	OUTPUTS
B+	+5VALW/+3VALW
SYSTEM DC/DC	
RT8207P / 8032	
49	
INPUTS	OUTPUTS
B+	+1.2V_VDDQ +0.6V_0.6VS
SYSTEM DC/DC	
SY8286	
50	
INPUTS	OUTPUTS
B+	+1.0V PRIM
SYSTEM DC/DC	
SY8032A	
51	
INPUTS	OUTPUTS
+3VALW	+1.8V PRIM
SYSTEM DC/DC	
RT8880	
56~57	
INPUTS	OUTPUTS
B+	+VGA_CORE
SYSTEM DC/DC	
SY8286	
55	
INPUTS	OUTPUTS
B+	+1.5VS_VGA







G3->S0

S0->S3/DS3

S0/DS3->S0

S0->S5












# Interleaved Memory

# Interleaved Memory

<Cocoa 1020>






PDG#543016, ODT: CPU side no connect, DRAM side connect to VDDQ(Memory down); FET+R(SO-DIMM)



Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THE SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			
Title		Compal Electronics, Inc.	
SKL-U(2/12)DDR3/II		SKL-U(2/12)DDR3/II	
Size/Document Number		LA-D707P	
Customer		Date: Wednesday, May 11, 2016	
Sheet 6		of 10	








PROJECT_ID	UMA	DIS
0	0	1

VRAM Clock	900MHz	1000MHz
0	0	1




**HDA\_SDOUT:**  
ME Flash Descriptor Security Override  
Low : Disabled(Default)  
High : Enabled

Security Classification	Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date
		2015/12/31

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2
Size/Document Number	LA-D707P
Customer	LA-D707P
Date	Wednesday, May 11, 2016
Sheet	8 of 40





Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

**Compal Electronics, Inc.**

**SKL-U(S/12)CLK,GPIO**

Size Document Number  
Custom **LA-D707P**

Date: Wednesday, May 11, 2016 Sheet 9 of 60





PEG


LAN

WLAN

HDD

ODD

### High Speed I/O (HSIO) Lane Multiplexing in SKL-U



When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

GPIO	DEVICE	CONTROL
USB_OC0#	USB2	Port 1 and Port 2
USB_OC1#	USB2	Port 3
USB_OC2#	NA	
USB_OC3#	NA	
DEVSLP0	NA	
DEVSLP1	NGFF SSD	KEY B
DEVSLP2	NA	
SATA_GP0	NA	
SATA_GP1	NA	
SATA_GP2	ODD_PLUG#	

1128\_Add pull high resistor


Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
SKL-U(7/12)PCIE,USB,SATA		Document Number	
LA-D707P		Sheet 11 of 11	
Date: Wednesday, May 11, 2016		Sheet 11 of 11	


# Eletro-X









Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	SKL-U(10/12)Power,SVID	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-D707P
				Date	Wednesday, May 11, 2016
				Sheet	14 of 14



Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
SKL-U(11/12)GND		LA-D707P	
Size	Document Number	Date	Wednesday, May 11, 2016
Custom	LA-D707P	Sheet	15 of 60





Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port  0 : Enabled; An external Display Port device is connected to the Embedded Display Port

Security Classification		Compal Secret Data	
Issued Date	2014/05/19	Deciphered Date	2015/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
SKL-U(12/12)RSVD		Document Number	
LA-D707P		Date	
Wednesday, May 11, 2016		Sheet 16 of 60	




# CHANNEL-A

# REVERSE TYPE (5.2 mm)

## Interleaved Memory


### TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :  
 WRITE ADDRESS: 0XA0  
 READ ADDRESS: 0XA1  
 SA0 = 0; SA1 = 0; SA2 = 0.  
 DDR4 POR OPERATING SPEED: 1867 MT/S  
 STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM1.257,259



Layout Note:  
Place near JDIMM1.258





Layout Note:  
PLACE THE CAP near JDIMM1. 164



Layout Note:  
Place near JDIMM1



Part Number: LTX0069GA0  
 Part Value: S SOCKET FOX AS0A827-H2RB-7H 260P DDR4



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals




# CHANNEL-B

## Interleaved Memory

STD (5.2 mm)

TOP: JDIMM2 CONN Non-ECC DIMM





PLACE ALL THE BELOW RESISTORS CLOSE TO SODIMM


SPD ADDRESS FOR CHANNEL B :  
WRITE ADDRESS: 0XA4  
READ ADDRESS: 0XA3  
SA0 = 0; SA1 = 1; SA2 = 0.  
DDR4 POR OPERATING SPEED: 1867 MT/S  
STRETCH GOAL IS 2133 MT/S

Layout Note:  
Place near JDIMM2.257,259


Layout Note:  
Place near JDIMM2.258



Layout Note:  
PLACE THE CAP WITHIN 200 MILS FROM THE JDIMM2




Layout Note:  
Place near JDIMM2




<6> DDR\_B\_D[0..15]  
<6> DDR\_B\_D[16..31]  
<6> DDR\_B\_D[32..47]  
<6> DDR\_B\_D[48..63]




PLACE NEAR TO PIN




Part Number: LTCX0069FA0  
Part Value: S SOCKET FOX AS0A827-H2SB-7H 260P DDR4



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals







## LVDS Power

<SI> change to standard par SA00006Y800 (Dif f erent f oot print)



<5,6,7,9,10,11,13,17,18,19,21,22,23,24,26,28,32,33,34,35,36,37,38,52,55,56> +3VS

<38,47,48,49,50,53,55,56> +19.5VB


<7,13,23,26,27,30,33,35,48,49,50,51,55> +3VALW




## Camera



<DB>LA1/LA2 closed to Audio codec





LCD/LED PANEL Conn.








## Touch Screen

<DB> for 5V/3V TS option


Touch Screen Power




<PV> Touch GPIO control by EC



<CPU>






<Diner SI> change to 8.2 ohm and parallel 0.47p by EMI request  
<PV> change to 10 ohm by EMI request  
<DB> Delete Choke add parallel 150ohm





HDMI Chock 2nd : SM070003K00


Layout notes  
40 mils  
W=40mils



DB phase :  
For ESD request  
20141117



HDMI Conn.






Security Classification				Compal Secret Data				Title			
Issued Date				2011/06/29				Deciphered Date			
2011/06/29				2011/06/29				LA-D707P			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Wednesday, May 11, 2016				Sheet 21 of 60			





# DP to CRT converter

For Power consumption Measurement



Part Number = SA000077100



## Embedded LDO

Select VCCK\_V12 source from external 1.2V or embedded LDO

LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO


## Mode Configure Table(Power On Latch)

	POL1_SDA(PIN22)	
	0	1
POL2_SCL(PIN23)	0	X
	1	ROM ONLY MODE
		EEPROM MODE


RTD2168 Supports three operation mode for system design.  
Reserve 4.7K resistor pull high/low for mode selection

ROM ONLY Mode : PIN22 pull low, PIN23 pull high  
EP Mode : PIN22 pull high, PIN23 pull low  
EEPROM Mode : PIN22 pull high, PIN23 pull high

<0,21,24,26,27,30,34,35,53,55,56> +3V3  
<5,6,7,9,10,11,13,17,18,19,20,21,23,24,26,28,32,33,34,35,36,37,38,52,55,56> +3V3  
<21> +HDMI\_CRT\_SV




2014-11-24  
Follow vendor suggest change 36 ohm




Layout notes  
R61,R62,R58,R59 close to RTD2168  
R55,R57,R60,R56 close to CONN

<KBL St> Change ESD diode package  
D4&D5 Only Pop for 6U SKU India Country




50 impedance






CRT Connector




Security Classification		Compall Secret Data		Compall Electronics, Inc.	
Revised Date	2014/02/18	Design/Rev	2015/02/20	DP to CRT RTD2168	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPALL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION FROM COMPALL ELECTRONICS, INC.		Customer Number		Rev	
		Cust No		LA-0707P	
		Date		May 11 2016	








**CR RTS5237S move to S/E**














## Keyboard conn




2014-11-24  
BOM control



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				KB/TP		
				Size Document Number		Rev
				B LA-D707P		v0.
Date: Wednesday, May 11, 2016				Sheet	27	of 60




# TPM2.0



SLB9665 (SA00007XU00 )-->TPM2.0  
SLB9660 (SA00007AB00 ) -->TPM1.2

# Screw Hole




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	TPM/Screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	28 of 60



# 2.5" SATA HDD

<PV> change short pad




<11> SATA\_PTX\_DRX\_P0  
<11> SATA\_PTX\_DRX\_N0  
<11> SATA\_PRX\_DTX\_N0  
<11> SATA\_PRX\_DTX\_P0

C155 1 2 0.01U 0402 16V7K  
C156 1 2 0.01U 0402 16V7K  
C153 1 2 0.01U 0402 16V7K  
C154 1 2 0.01U 0402 16V7K

+5VS\_HDD1

SATA\_PTX\_C\_DRX\_P0  
SATA\_PTX\_C\_DRX\_N0  
SATA\_PRX\_C\_DTX\_N0  
SATA\_PRX\_C\_DTX\_P0


<DB> change JHDD pin define



<SI> add 470p for EMI issue



# 2.5" SATA ODD



+5VS\_ODD

+3VS\_WLAN\_R

<11> ODD\_PLUG#



<11> SATA\_PTX\_DRX\_P1  
<11> SATA\_PTX\_DRX\_N1  
<11> SATA\_PRX\_DTX\_N1  
<11> SATA\_PRX\_DTX\_P1

CS11 2 1 0.01U 0402 16V7K  
CS14 2 1 0.01U 0402 16V7K  
CS15 2 1 0.01U 0402 16V7K  
CS18 2 1 0.01U 0402 16V7K


+5VS\_ODD


SATA\_PTX\_C\_DRX\_P1  
SATA\_PTX\_C\_DRX\_N1  
SATA\_PRX\_C\_DTX\_N1  
SATA\_PRX\_C\_DTX\_P1

<10> ODD\_DA#




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	HDD/ODD Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev
				B LA-D707P	v0.2
				Date: Wednesday, May 11, 2016	Sheet 30 of 60





## USB2.0 port x 1




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB 3.0/2.0 conn		
				Size Document Number	Rev	
				B	LA-D707P	v0.2
				Date:	Wednesday, May 11, 2016	Sheet 31 of 60







## Power Button Connector



**Layout notes**  
PJ9 place Top layer, PJ6  
place Bottom layer

## IO BD Connector ( USB2.0, Card reader, HDD & PWR LED )

<13,26,46,47,48> +3VL  
<12,13,20,27,30,31,35,38,48,49> +5VALW  
<5,6,7,9,10,11,13,17,18,19,20,21,22,23,24,26,28,32,34,35,36,37,38,52,55,56> +3VS  
<7,13,20,23,26,27,30,35,48,49,50,51,55> +3VALW

**11/26 change CONN.**

<SI> add 470p for EMI issue

Card reader

USB2.0 (on small BD)

<26,31> USB\_ON#

<11> SATA\_LED#

<26> PWR\_LED#

<SI> add 470p for EMI issue





<MV> add AC cap

<SI> change to 0504 choke




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				IO CON
Size Document Number				Rev v0.2
B LA-D707P				
Date: Wednesday, May 11, 2016				Sheet 33 of 60






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/26	Deciphered Date	2015/07/08	Title	FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-D707P	v0.2
Date:				Wednesday, May 11, 2016	Sheet	34 of 60












# +1.5VS to +1.5VS\_VGA (2.096A)




Delete +1.5VS to +1.5VS\_VGA power switch




## +3VS to +3VS\_VGA (25mA)

## +1.8V\_PRIM to +1.8VS\_VGA (311mA)



## +1.0V\_PRIM to +1.0VS\_VGA (4.016A)





## 370mA (HDMI) 188mA (Display Port)

No Use GPU Display Port output

<DB> CHANGE TO +1.0VS\_VGA


## +1.0VS\_VGA 280mA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet/Document Number	LA-D707P
				Date	Wednesday, May 11, 2016
				Sheet	1









Security Classification	Compal Secret Data		<div> <div>Compal Electronics, Inc.</div> <div> <div>SUN MEM</div> <div>LA-D707P</div> </div> </div>	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	<div> <div>Title</div> <div>Size</div> <div>Document Number</div> <div>Customer</div> <div>Date</div> <div>Wednesday, May 11, 2016</div> <div>Sheet</div> <div>2 of 2</div> </div>
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				




# Eletro-X





Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b> 	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title <b>SUN VRAM A Lower</b>
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER TO ANY OTHER COMPANY, INDIVIDUAL, OR GOVERNMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number <b>LA-D707P</b>
				Date: <b>Wednesday, May 11, 2016</b>
				Sheet <b>1</b> of <b>1</b>



# Eletro-X



Security Classification		Compal Secret Data			
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title	SUN_VRAM A Upper
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Standard Document Number	
				Custom	LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	20 of 20



ADP_ID	Adapter Type	Voltage Range ( Dec )	Voltage Range ( Hex )
None	Normal Adapter	<0.211V	< 10
	Air-Line Apdater	<0.334V	< 1A
40W	Normal Adapter	>=0.211V ;<0.349V	>= 10 < 1A
45W	Normal Adapter	>=0.349V ;<0.442	>= 1A < 20
65W	Normal Adapter	>=0.442V ;<0.549V	>=20 <2A
	Air-Line Apdater	>=0.334V ;<0.425V	>= 1A < 21
90W	Normal Adapter	>=0.549V ;<0.710V	>= 2A < 36
	Air-Line Apdater	>=0.425V ;<1.391V	>= 21 < 6A
120W	Normal Adapter	>=0.710V ;<1.391V	>= 36 < 6A
ID is shorted to VIN		>=1.391V with Normal and Air-Line	>= 6A




	Initail	Recovery
OTP	92 C	56 C


	Initail	Recovery
45W UMA	0.65V	0.45V
65W DIS	0.95V	0.67V

Security Classification	Compal Secret Data	
Issued Date	2015/10/09	Deciphered Date
		2018/10/09

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	DC Conn
Size	Document Number
	LA-D707P
Date:	Wednesday, May 11, 2016
Sheet	45 of






Security Classification		Compal Secret Data	
Issued Date	2015/10/09	Deciphered Date	2018/10/09
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.	
Title	BATT Conn
Size	Document Number
Date	Wednesday, May 11, 2016
Sheet	46 of





## RT8243A\_V1.mdd

ENLDO (V)	ENM (V)	ENTRIP1 (V)	ENTRIP2 (V)	LD05	LD03	+5VALW	+3VALW
Low	Low	X	X	Off	Off	Off	Off
">1.6V" =>High	Low	X	X	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	Off	On	On	Off	Off
">1.6V" =>High	">2.3V" =>High	Off	On	On	On	Off	On
">1.6V" =>High	">2.3V" =>High	On	On	On	On	On	On
">1.6V" =>High	">2.3V" =>High	On	Off	On	On	On	Off



TDC:4.31A Fsw:375KHz  
H-MOS PD:0.3736W  $\Delta$  T:12°C  
L-MOS PD:0.2713W  $\Delta$  T:7.9°C  
Choke PD:1.5158W  $\Delta$  T:24°C  
OVP margin for Vos:8% @ 330uF cap, 6% @ 220uF


TDC:4.9A Fsw:321KHz  
H-MOS PD:0.4173W Δ T:13.4°C  
L-MOS PD:0.3442W Δ T:10°C  
Choke PD:1.9613W Δ T:30°C  
OVP margin for Vos:9% @ 330uF cap, 8% @ 220uF

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	<b>3VALW/5VALW</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	<b>LA-D707P</b>
				Custom	
				Date:	Wednesday, May 11, 2016
				Sheet	48 of 160

RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer

RT8207M_V1.mdd	For Single layer
RT8207M_V2.mdd	For Dual layer


0.675Volt +/- 5%  
TDC 0.7A  
Peak Current 1A



## SY8032 V2.mdd

**Note:**


When design  $V_{in}=5V$ , please stuff snubber to prevent  $V_{in}$  damage




Imax= 2A, Ipeak= 3A  
FB=0.6V


$$V_{out} = 0.6V * (1 + R_{up}/R_{down})$$

Security Classification	Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>1.2VP.0.6VSP/2.5VP/RT8207P/SY8032A</b>	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Rev
THIS SHEET OF ENGINEERING DRAWING BEING THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS DRAWING MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.			Size Quantity Unit	Rev v0.2
THIS SHEET OF ENGINEERING DRAWING BEING THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND SECRET INFORMATION. THIS DRAWING MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PERMISSION IN WRITING FROM COMPAL ELECTRONICS, INC.			Date: 2015/10/09 Sheet 4 of 80	










Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.8VS(SY8032A)		
				Size	Document Number	Rev
					LA-D707P	v0.2
				Date:	Sheet 51 of 60	




Load line=(PR1108+(PR1107+PH901/(PR1107\*PH901)))\*Iout tltal\*DCR/PR1109  
U22 Load line@GT= 3.1m  
PR1109 . PR1110@GT=84.5K

```
RDRPSP(PR1149)= Load line*(PR1146+PH1105+PR1145)/(gm * DCR) /(PH1105+PR1145)
Load line@SA= 10.3m
gm=1mS
PR1149=1.78K

RLIMSP(PR1147)= 1.3V/(gm*(PH1105+PR1145)*IoutLIMIT*DCR/(PR1146+PH1105+PR1145))
OCP@SA= 9.6A
gm=1mS
PR1147=24K

RIOUTSP(PR1144)= 2V/(gm*(PH1105+PR1145)*ICCMAX*DCR/(PR1146+PH1105+PR1146))
IOUTSP@SA= 5A
gm=1mS
PR1144=69.8K
```



NCP81206 Operating Frequency  $R_{osc}=21.5K$  I/A and GT are around 450KHz and SA is 600KHz

lccMAX@SA= 5A  
PR1123= 11K  
Refer lccMAX table in datasheet

IccMAX@VCORE= 28A  
RlccMAX@VCORE= 24.9K  
Refer IccMAX table in datasheet


```

RDRPSP(PR1128)= Load line*(PR1136+PH1104+PR1135)/(gm * DCR) /(PH1104+PR1135)
Load line@VCORE= 2.1m
gm=1mS
PR1128=2.1K


RIOUTSP(PR1137)= 2V/(gm*(PH1104+PR1135)*ICCMAX*DCR/(PR1136+PH1104+PR1135))
IOUTSP@VCORE= 28A
gm=1mS
PR1137=64.9K

RLIMSP(PR1134)= 1.3V/(gm*(PH1104+PR1135)*IoutLIMIT*DCR/(PR1136+PH1104+PR1135))
OCP@VCORE= 35A
gm=1mS
PR1134=33.2K

```









<37> VGA\_VSSSENSE <37> VGA\_VCCSENSE

Maximum Current: 28A(TDC)  
load line:1m ohm  
slew rate:50mV/uS

+VGA\_VDDIO is pull high at HW Side

PHV2 is next to PLV2

Pull high at HW side

Maximum Current: 28A(TDC)  
load line:1m ohm  
slew rate:50mV/uS

**APU\_core**  
Peak Current 46.5A  
FSW=400kHz  
DCR 0.98mohm +/-5%  
H/S Rds(on) :8.3mohm , 10mohm  
L/S Rds(on) :2.3mohm , 2.8mohm

**APU\_core**  
TDC 31A(1H1L) \*2phase  
Peak Current 46.5A  
FSW=300kHz  
DCR 0.98mohm +/-5%

DVID Boost Compensation:22.5mV


Vset1=5\*2.8k/(1k+124k+2.8k)=110mV  
OCP\_TDC (Respect to OCP\_SPIKE): 60%  
DVID Compensation: 0  
RSET:100%

Vset2=5\*470/(1K+31.6k+470)=71mV  
QRTH (for VDD) :Disable  
DVID Compensation : 0  
NB OLL Setting :0  
OCPTRGDELAY (for VDD/VDDNB) : 40ms







# +VGA\_CORE




# +VGA\_CORE



# +VGA\_CORE




# +VGA\_CORE




560u X 3  
2.2u X 16  
10u X 8  
1u X 3  
0.1u X 2


# +VGA\_CORE




# +VGA\_CORE



# +VGA\_CORE




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/10/09	Deciphered Date	2018/10/09	Title	VGA_CORE_CHIP DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	LA-D707P
				Date:	Wednesday, May 11, 2016
				Sheet	57 of 60



Item	Page	Title	Change Description	Date
1	50,55	Change 0 ohm to short pad	Change PR607, PRV28, PRV29 from 0 ohm to short pad PRW8 from unpop to pop , change PRW8 from 0 ohm to short pad	2016-2-19
2	53,56	High Low Side MOS Matrix request	Change PQ1201, PQ1205, PQV1, PQV21 from SB000003800 to SB00000JZ00 (Change to Main source)	2016-2-19
3	54	Add IA_Core Output capacitor	Add IA_Core Output capacitor 0603 22uF (PC2014) for IcdMATE=32A	2016-2-24

Item	Page	Title	Change Description	Date
1	47	ADP_I resistance	Change PR223 from short pad to 0 ohm	2016-4-28
2	52	IOccmax from 29A to 32A	Change PR1121 from 20.5K to 29.4K Change PR1137 from 61.9K to 52.3K Change PR1134 from 33.2K to 28K	2016-4-28
3	53,56	High Low Side MOS Matrix request	Change PQ1201, PQ1205, PQV1, PQV21 from SB00000JZ00 to SB000003800 (Change to 2nd source)	2016-4-28
4	49	Add 2nd source	Change PU3 from RT8207P (SA00007IH00) to G5616B (SA00008PH00)	2016-4-28
5	48	Add 2nd source	Change PU2 from RT8243A (SA00005VH00) to UP1590PQKF (SA00007DS00)	2016-4-28

Power_PIR(PV)			
Size C	Document Number LA-D707P	Rev v0.2	
Date: Wednesday, May 11, 2016	Sheet	60	of 60






Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	52	Change Value	11/06	Power	(Set VR proctot# from 110C to 120C)	Change PR1115 and PR1125 Value 0 ohm to 1.07K ohm	
2	50	Change part number	11/06	Power	Change from 5x5 choke to 7x7 follow Candy design	Change PL602 part number from SH00000Z200 to SH00000YE00	
3	55	Change part number	11/06	Power	Change from 5x5 choke to 7x7 follow Candy design	Change PLW1 part number from SH00000Z200 to SH00000YE00	
4	48	Add Jump	11/18	Power	For easy debug	+3VL and +VL add Jump	
5	55	Add Net	11/18	EE	For VGA CORE sequence and VID error issue	Delete PG pin test point VRAM_PG Add Net VRAM_PG	
6	56	pop to unpop unpop to pop	11/18	EE	For VGA CORE sequence and VID error issue	PRV61 from unpop to pop PRV78 and PCV102 from pop to unpop	
7	56	Add Net and R	11/18	EE	For VGA CORE sequence and VID error issue	Add Net VRAM_PG Add PRV79	
8	47	Change jump to ISN choke	11/24	EMI	EMI ISN issue	Delete jump PJB9 Add ISN choke PL201	
9	48	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL7	
10	49	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL10	
11	50	Change jump to Bead	11/24	EMI	EMI power noise issue	Delete jump PJB3 Add Bead PL1207	
12	53	Change jump to Bead	11/24	EMI	EMI power noise issue	Delete jump PJB5 Add Bead PL1201 PL1202	
13	55	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL1208	
14	56	colay bead	11/24	EMI	EMI power noise issue	Add Bead footprint PL1209 and PL1210	
15	55	Change R Value Change C unpop to pop	11/24	EE	HW f i net une VRA Mpowersequence	Change PRW5 value from 0 ohm to 22K ohm Change PCW12 from unpop to pop (VGA sequence)	
16	53	Change Common part	11/6	Power	(Change to Common part)	Change PC1331 PC1383 PC1390 from SGA20331E10 to SGA00009S00	

Item	Page	Title	Change Description	Date
1	56	Modify VGA_CORE OCP	1.Change PRV73 Value 1K ohm to 11K ohm 2.Change PRV71 Value 124K ohm to 64.9K ohm 3.Change PRV75 Value 2.5K ohm to 8.66K ohm	2015-12-12
2	47	space saving	Change PC221 0603 to 0402 size	2015-12-12
3	47,49, 50,51, 52,56	Change 0 ohm to short pad	Change PR63, PR94, PR215, PR603, PR1129, PR1130, PR1142, PR115 1, PR1152, PR1157, PR1158, PR1165, PR1815, PRM27, PRV45 , PRV48, PRV50, PRV79, PRV6, PRV67 from 0 ohm to short pad	2016-1-4
4	48,49, 55,56	Delete Jump or Bead(Co- lay)	Delete Co-Lay Bead PL7, PL10, PL1208, PL1209, PL1210	2016-1-7
5	53	Delete WOC_GT, WOC_CORE Co-Lay caps	Delete Location PC1331 Footprint, PC2123 from unpop to pop Delete Location PC1390 Footprint, PC2124 from unpop to pop	2015-12-12
6	53,56	High Low Side MOS Matrix request	Change PQ1201, PQ1205, PQV1, PQV21 from SB00000J200 to SB00000S900	2015-12-12
7	52,53, 54	CPU transient request	Change PC1353, PC1363, PC1355, PC1356, PC1357, PC1354, PC1364 , PC1358, PC1351, PC1370, PC1360, PC2010, PC2013, PC201 1, PC1367 from pop to unpop Change PC1107 from 1000P to 820P PC1108 from 390P to 33P, PC1108 from unpop to pop PC1104 from 2200P to 3300P PR1103 from 1K to 649	2015-12-12
8	50	1V OVP issue (HW Low switch second source issue)	Delete jump PJ601 and add output MLOC PC615, PC616, PC617, PC618 PR607 from unpop to pop	2016-1-7

Power_PIR(SI)		
Sheet C	Document Number LA-D707P	Rev v0.2
Date: Wednesday, May 11, 2016		Sheet 59 of 60



# BOM control

Plat f orm	Silego P/N	Compal PN	25MHz(A)	32.768KHz	24MHz(B)	27MHz	8MHz	Remark
Intel ULT UMA	SLG3NB3455VTR	SA00008IQ00	1	1	1	X	X	GCLKUMA@
Intel ULT Dis	SLG3NB3456VTR	SA00008J800	1	1	1	1	X	GCLKPX@

Base on A32 32.768KHz use 10ppm, G-CLK 25MHz X"TAL use 10ppm.